



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/673,678

09/29/2003

Rojit Jacob

NVDA/P002844

2021

26290 7590 01/28/2008
PATTERSON & SHERIDAN, L.L.P.
3040 POST OAK BOULEVARD
SUITE 1500
HOUSTON, TX 77056

EXAMINER

LI, AIMEE J

ART UNIT

PAPER NUMBER

2183

MAIL DATE

DELIVERY MODE

01/28/2008

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/673,678

Applicant(s)

JACOB ET AL.

Examiner

Aimee J. Li

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 30 July 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-18 and 21-25 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-18 and 21-25 is/are rejected.
- 7) ☒ Claim(s) 1 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 29 September 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1-18 and 21-25 have been considered. Claims 19-20 have been cancelled as per Applicants' request. Claims 10 and 14 have been amended as per Applicants' request.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Petition as filed 30 July 2007; Rule 130, 131, or 132 Affidavits as filed 30 July 2007; and Amendment as filed 30 July 2007.

Claim Objections

3. Claim 1 is objected to because of the following informalities: Please correct "a first and a second processing node each having a core processing with a common architecture" to read --a first and a second processing node each having a core processing-processor with a common architecture--. Appropriate correction is required.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1-3, 7-9, 14-17, 22-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Master et al. (US PGPub 200210138716).
6. The Examiner notes that invocation of 103(c) does not disqualify Master as a 103 reference, even with the benefit of the provisional application date, which the examiner agrees

Art Unit: 2183

discloses the claimed invention. This is because the publication date of Master makes it a "102(a)" type reference, even with the applicant's benefit of the provisional date, e.g. Master was published less than a year prior to the current application. Again, please remember that even though we are referring to "102(e)" and "102(a)" references, this has nothing to do with a 102 rejection; it simply refers to what kind of "date" reference is applicable under 103(a) when 103(c) is invoked. It is true that 103(c) disqualifies Master as a "102(e)" type reference under 103(a); however, the applicant even states in the remarks that 103(c) only disqualifies subsections (e), (f) and (g) of 102. Subsection (a) of 102 is still applicable as a 103 reference even when 103(c) is invoked. Master is a "102(a)" type reference because it was *published* four days before the instant application's provisional filing date. Therefore, it is still valid to use as a 103 reference.

7. As per claim 1: Master et al. teach an integrated circuit comprising:
 - a. A plurality of computational (§45);
 - b. A first and a second processing node each having a core processor with a common architecture (§12; §47; §28) (Paragraph 12 shows that they have common architectures. Paragraph 47 shows that each matrix has a core. Paragraph 28 that either the KARC or MARC can constitute a first node.), wherein the common architecture is configurable in response to a first configuration command to be a control node adapted to control an interconnection of said computational elements to perform a selected task and configure in response to a second configuration command to be a programmable scalar node (PSN) adapted to perform a computational application (§29);

Art Unit: 2183

- c. A first memory associated with said first processing node; a second memory associated with said second processing node (§44; Figure 4) (Paragraph 44 shows that each mode has local memory. Figure 4 shows that the memory is associated with the core of the node.);
- d. A first interface for coupling said core processor of said first processing node to said first memory and to said computational elements (§29; §45; §47; Figure 3, data interconnect network);
- e. A second interface for coupling said core processor of said second processing node to said second memory and to said computational elements, the first interface and the second interface having the same architecture (§25; §29; §45; §47) (Paragraph 25 shows that the MARC and KARC are made of the same matrices as the first processing node, and therefore will be set up the same way.).

8. While Master does not teach a data cache and instruction cache, the implementations and benefits of Harvard-architecture caching is extremely well known in the art. It would have been obvious to one of ordinary skill in the pertinent art to apply a Harvard caching system to Master.

9. As per claim 2: The integrated circuit of claim 1 further comprising means for temporally adapting said second node and said computational elements to perform a selected function (§40).

10. As per claim 3: The integrated circuit of claim 2 wherein said temporal means further comprises executable code defining said selected function stored in at least a memory (§40).

Art Unit: 2183

11. As per claim 7: The integrated circuit of claim 1 wherein said computational elements include a plurality of arithmetic nodes, a plurality of bit-manipulation nodes and a plurality of finite state machine nodes (§45).
12. As per claim 8: The integrated circuit of claim 1 further comprising a plurality of said second processing nodes and an interconnection network, the plurality of said second processing nodes coupled through the interconnection network to said first processing node and plurality of computational elements (§26; Figure 1).
13. As per claim 9: An integrated circuit comprising:
 - a. A first node having:
 - i. A first core processor configurable in response to a first configuration signal into a controller node for execution of operating system code (§26, §29);
 - ii. A first memory for storing operating system executable code (§44);
 - iii. Means for transferring operating system executable code and data from said first memory to said first core processor (§29);
 - iv. A plurality of computational elements adapted to perform a selected function (§33);
 - b. A second node having:
 - i. A second core processor having the same circuit architecture as the first core processor, the second core processor configurable into a RISC processor for execution of application code (§28);
 - ii. A second memory for storing application code (§44);

- iii. Means for transferring application code and data from said second memory to said second core processor (§29); and
 - iv. An interconnection network coupling said controller node and said RISC processor to said plurality of computational elements to perform the selected function (§26) (Figure 1, item 1 10);
 - c. A first interface coupling said first core processor to said interconnection network (Figure 1, item 1 10) (Part of matrix interconnection network 1 1 0 connects the individual matrices into the network); and
 - d. A second interface coupling said second core processor to said interconnection network, the first and second interfaces having a common interface architecture (Figure 1, item 1 10) (Part of matrix interconnection network 1 1 0 connects the individual matrices into the network).
14. As per claim 14: An integrated circuit having a plurality of computational elements and an interconnection network for interconnecting said computational elements, said integrated circuit comprising:
- a. A controller node comprising:
 - i. A first core processor for executing operating system code (§47);
 - ii. A first memory for storing operating system executable code (§44); and
 - iii. A first interface coupled to said first core processor and to the interconnect network, for receiving and transferring to the first core processor a portion of an input stream from an external source, said input stream having configuration information or executable code (§29); and

- b. A programmable scalar node comprising:
 - i. A second core processor for executing instructions, the second core processor having the same circuit architecture as the first core processor (§28, §29);
 - ii. An instruction memory for storing said instructions (§44);
 - iii. A data memory (§44);
 - iv. A second interface coupled to said second core processor and to the interconnection network for receiving an input stream from the controller node, said input stream having configuration information (§29).

15. While Mast does not teach a data cache and instruction cache, the implementations and benefits of Harvard-architecture caching is extremely well known in the art. It would have been obvious to one of ordinary skill in the pertinent art to apply a Harvard caching system to Master.

16. As per claim 15: Master et al. do not teach the integrated circuit of claim 14 further comprising means for accessing said first core processor and said first memory to debug error conditions. This would entail a JTAG controller, which is well known in the art along with its many known advantages, and it is obvious to see why Master et al. would have motivation to add it.

17. As per claim 16: The integrated circuit of claim 14 further comprising means for node-to-node communication (§29).

18. As per claim 17: The integrated circuit of claim 14 further comprising a second memory for storing executable code for controlling the interconnection of said computation elements in response to configuration information (§40).

19. As per claim 22: The integrated circuit of claim 14 further comprising means for controlling power consumption (Abstract).

20. As per claim 23: The integrated circuit of claim 1, wherein the control node is configured to change the interconnecting of said computational elements and said first and second processing nodes to define a second task to achieve a second function previously not available or existent (§41).

21. As per claim 24: While Master does not explicitly state that the PSN nodes (Figure 1, items 150EN) can be configured as RISC processors, such would have been inherent since the logic required to implement a RISC processor is present in the nodes (§28) and RISC processors are well known to be able to perform various tasks which would be beneficial to Mater's system.

22. As per claim 25: The integrated circuit of claim 9, wherein the controller node is configured to change the interconnection network coupling said controller node to said computational elements to perform a second selected function not available or existent (§41).

23. Claims 4-6 and 18, 20 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Master et al. (US Patent 2002101 3871 6) as applied to claims 3 and 17 above in view of Fallside et al. (US Patent 6,326,806).

24. Master et al. teach claims 3 and 14 for the reasons stated above.

25. As per claim 4: Master et al. does not teach the integrated circuit of claim 3 wherein said executable code is downloaded from the Internet by said first processing node in which Fallside et al. do (Fallside et al.: column 1, lines 63-67; column 2, lines 1-9). Fallside et al. comment that FPGA systems are at a disadvantage because reconfiguring an FPGA requires special hardware, while other systems can be upgraded from the Internet. Therefore, it would have been obvious to

Art Unit: 2183

one of ordinary skill in the pertinent art at the time of the applicant's invention that applying Fallside et al. to Master et al. would provide the advantage of easier reconfiguration by using the Internet.

26. As per claim 5: The integrated circuit of claim 4 wherein said executable code comprises operating system code (Master et al.: ¶41).

27. As per claim 6: The integrated circuit of claim 5 wherein said first processing node initiates the temporal adaptation of said computational elements and said second processing node to perform said selected function (Master et al.: ¶41).

28. As per claim 18: The integrated circuit of claim 14 further comprising means for controlling an initiation of operation of said computational element upon reset or power on (Fallside et al.: column 2, lines 2-9) (Motivation for applying Fallside to Master is provided above).

29. As per claim 20: The integrated circuit of claim 14 further comprising:

- a. A data cache; and
- b. An instruction cache (Official Notice) (Though Masters does not disclose an instruction cache and a data cache, such are very well known in the art as well as their known advantages, and it is obvious to see why Master et al. would have motivation to add them).

30. As per claim 21 : The integrated circuit of claim 20 further comprising a memory arbitration unit for managing access to said data memory and said instruction memory (Master et al.: ¶29) (The interconnection network takes care of memory accesses).

31. Claims 10-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Master et al. (US Patent 2002/0138716) as applied to claim 9 above in view of Trimberger et al. (US Patent 5,646,545).

32. Master et al. teach claim 9 for the reasons stated above.

33. As per claim 10: Master et al. do not teach the integrated circuit of claim 9 wherein said first node further comprises a configuration register, said configuration register containing a bit for determining whether said first node functions, as the controller node or as a RISC processor. Though Master states that the controller can be a FSM or a RISC processor, he does not disclose changing between these two configurations.

34. Trimberger discloses a state register, which keeps track which configuration a FPGA is in and blocks other memory cells containing other configurations while in that state (Trimberger et al.: Abstract).

35. Trimberger states that prior ways of reconfiguring FPGAs is time consuming and that his method will save time in reconfiguring (Trimberger et al.: column 1, lines 50-61).

36. Therefore, it would have been obvious to one of ordinary skill in the pertinent art at the time of the applicant's invention that applying Trimberger et al. to Master et al. would make the reconfiguration of the controller faster.

37. As per claim 11: The integrated circuit of claim 9 wherein said configuration register bit, when set, protects a portion of memory from access by said computational elements (Trimberger et al.: Abstract).

38. As per claim 12: The integrated circuit of claim 9 further comprising a protected portion of memory accessible only to said controller node (Master et al.: ¶44).

39. As per claim 13: The integrated circuit of claim 9 wherein said first node and said second node further comprise:

- a. An interface comprising:
 - i. A data distributor for receiving an input stream from an external source, said input stream having configuration information, application code, or executable code (Master et al.: ¶29, ¶40, ¶41);
 - ii. A hardware task manager for receiving configuration information from said data distributor (Master et al.: ¶41);
 - iii. A DMA engine for receiving data and executable code from said data distributor (Master et al.: ¶29; ¶40);
 - iv. A controller for providing said interface access to a set of registers associated with the corresponding first or second core processor (Master et al.: ¶47); and
 - v. An interrupt controller for detecting an interrupt condition (Master et al.: ¶29) (The network interconnect handles control and I10 signals which cause interrupts; an interrupt controller is inherent since the interrupts need to be handled.

Response to Arguments

40. Applicant's arguments filed 30 July 2007 have been fully considered but they are not persuasive. Applicants' argue in essence on pages 7-8.

...Mr. Dan MingLun Chuang, has executed a declaration under 37 CFR §131, which clearly states, in pertinent part, that he conceived his invention prior to

September 36, 2002, and he establishes this by copies of the documents attached to his declaration. He also states that he diligently caused the provisional application, which incorporates these documents, to be filed in the USPTO. Of course, this is readily apparent from the fact that there is only 5 days of elapsed time between the publication date of the reference and the filing date of the provisional application. Therefore, a date of prior invention by Mr. Dan MingLun Chuang is clearly established...

41. This has not been found persuasive. The Inventor Declaration Under 37 C.F.R. §131 is mainly statements made by the inventor without proof or evidence to claims and allegations in the statements. The evidence provided by the inventor was the documents of the provisional application. As stated above, the Master reference was published four days prior to the filing of the provisional application, so the evidence supplied must show that the inventor had conceived the invention prior to the publication date of the Master reference. There are no dates on the documents of the provisional application showing they were written or in the process of being written prior to Master's publication date. As such, the provisional documents are not considered valid proof of conception prior to Master's publication date, but merely evidence supporting the current application's claim for benefit of the provisional application's priority date.

42. Also, there is no explanation of how the evidence provided shows the claimed invention. A mapping of where the claimed invention is taught in the evidence submitted must be provided and explained. Simply stating that the documents in general teaches and enables the claimed invention is not enough. The Declaration must show the nexus between the claimed invention and the submitted evidence and explain how the inventor had the invention prior to the

Art Unit: 2183

publication date of Master. The Examiner encourages Applicants' to review MPEP section 715 with regard to what is needed in a Declaration Under 37 C.F.R. §131 to properly swear behind a reference.

43. In addition, the inventor's statement that he "diligently caused" the Provisional Application is mere allegation. There is no evidence to support this allegation by the inventor. Evidence must be provided to show that the inventor was diligently pursuing completion of the Provisional Application or invention for the four days between the publication of Master and the submission of the Provisional Application. The inventor needs to show his activities towards the conception or reduction to practice of the invention for those four days. Merely stating that he "diligently caused" the Provisional Application and simply because there are four days between the publication of Master and the submission of the Provisional Application is not enough to prove diligence. The Examiner encourages Applicants' to review MPEP sections 715 and 2138.04-2138.06 to see the requirements for proving diligence.

Conclusion

44. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- a. Gifford, U.S. Patent Number 5,165,023, has taught a system with multiple processors configurable in either SIMD or MIMD modes and a control processor.
- b. Kogge, U.S. Patent number 5,475,856, has taught a system with a processor that controls itself and all other processors in SIMD mode and a MIMD mode where each processor executes from its own instruction memory.

- c. Pechanek et al., U.S. Patent Number 6,173,389, has taught a system with SIMD and MIMD modes and a control processor.
- d. Fernando et al., U.S. Patent Number 6,272,616, has taught a system with SIMD and MIMD modes of operation and sharing data between datapaths.
- e. Lee et al., U.S. Patent Application Publication 2002/0133688, have taught a system capable of SIMD and MIMD operation with control circuitry in each reconfigurable array cell.

45. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

46. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

47. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aimee J. Li whose telephone number is (571) 272-4169. The examiner can normally be reached on M-T 7:00am-4:30pm.

Art Unit: 2183

48. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

49. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



Aimee J Li
Examiner
Art Unit 2183

13 January 2008